{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:26:20Z","timestamp":1771701980727,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"NEUROSPACEWARE Project","award":["PID2022-141391OB-C21"],"award-info":[{"award-number":["PID2022-141391OB-C21"]}]},{"name":"NextGenerationEU, in the context of the Programme for the creation of Chip University-Business Chairs","award":["TSI 069100-2023-0016"],"award-info":[{"award-number":["TSI 069100-2023-0016"]}]},{"name":"Chip Chair Universidad Polit\u00e9cnica de Madrid (UPM)-INDRA"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tcsi.2025.3551815","type":"journal-article","created":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T20:55:40Z","timestamp":1742590540000},"page":"5839-5846","source":"Crossref","is-referenced-by-count":5,"title":["An Ultra-Low-Power Flip-Flop With Near-Threshold Robust Operation and Redundant-Free Internal Clock Transitions"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3556-6692","authenticated-orcid":false,"given":"Borja Guti\u00e9rrez de","family":"Cabiedes","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, ETSI de Telecomunicación, Universidad Politécnica de Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1458-3185","authenticated-orcid":false,"given":"Javier de Mena","family":"Pacheco","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, ETSI de Telecomunicación, Universidad Politécnica de Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0524-1746","authenticated-orcid":false,"given":"Amadeo de Gracia","family":"Herranz","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, ETSI de Telecomunicación, Universidad Politécnica de Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3833-524X","authenticated-orcid":false,"given":"Marisa","family":"Lopez-Vallejo","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, ETSI de Telecomunicación, Universidad Politécnica de Madrid, Madrid, Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"ref2","first-page":"1149","article-title":"Near-threshold voltage (NTV) design\u2014Opportunities and challenges","volume-title":"Proc. DAC Design Autom. Conf.","author":"Kaul"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2573593"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418151"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757516"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2875089"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2763423"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2863946"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2332532"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2017.8252626"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3061921"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3077074"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3219091"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746344"},{"key":"ref16","article-title":"IC-layout render: Image rendering tool for integrated circuit layout in Python","author":"Martins","year":"2021","journal-title":"Open Softw."}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11174046\/10937042.pdf?arnumber=10937042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T17:28:15Z","timestamp":1759512495000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10937042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3551815","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}