{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:59:48Z","timestamp":1781884788366,"version":"3.54.5"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute of Information and Communications Technology Planning and Evaluation","doi-asserted-by":"publisher","award":["RS-2022-II221037"],"award-info":[{"award-number":["RS-2022-II221037"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Korean Government [Ministry of Science and ICT (MSIT)]","award":["RS-2024-00334247"],"award-info":[{"award-number":["RS-2024-00334247"]}]},{"name":"Korean Government [Ministry of Science and ICT (MSIT)]","award":["RS-2024-00414230"],"award-info":[{"award-number":["RS-2024-00414230"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tcsi.2025.3552405","type":"journal-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:08:04Z","timestamp":1743044884000},"page":"2653-2663","source":"Crossref","is-referenced-by-count":8,"title":["A V<sub>M<\/sub>-Terminated PAM-3 Transmitter Using Floating Middle Level With Enhanced Signal Integrity and Energy Efficiency for Low-Power Memory Interfaces"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-1344-8341","authenticated-orcid":false,"given":"Chanheum","family":"Han","sequence":"first","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6019-5430","authenticated-orcid":false,"given":"Ki-Soo","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun-Cheol","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454560"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870425"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366050"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731537"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567818"},{"key":"ref7","volume-title":"Low Power Double Data Rate (LPDDR) 5\/5X","year":"2023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3006864"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3159769"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3250706"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3333221"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731740"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2001.946695"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2006.9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870808"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231304"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338454"},{"key":"ref18","volume-title":"2A DDRI\/II\/III\/IV Bus Termination Regulator","year":"2017"},{"key":"ref19","volume-title":"Cost-Effective, 1.8A Sink\/Source Bus Termination Regulator","year":"2015"},{"key":"ref20","volume-title":"TPS51206 2-A Peak Sink\/Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4","year":"2018"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598223"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702456"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631482"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2611009"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043335"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3403149"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3042240"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3397046"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662462"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2717900"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3188037"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3269765"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11018065\/10938983.pdf?arnumber=10938983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T06:09:28Z","timestamp":1748585368000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10938983\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3552405","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}