{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:13:44Z","timestamp":1780676024422,"version":"3.54.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62434003"],"award-info":[{"award-number":["62434003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92473109"],"award-info":[{"award-number":["92473109"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tcsi.2025.3559354","type":"journal-article","created":{"date-parts":[[2025,4,17]],"date-time":"2025-04-17T13:44:12Z","timestamp":1744897452000},"page":"2483-2496","source":"Crossref","is-referenced-by-count":3,"title":["Systematic Design of a 3.5 GS\/s 11-bit Time-Interleaved SAR ADC in 28 nm CMOS Achieving 54 dB SNDR at Nyquist Frequency"],"prefix":"10.1109","volume":"72","author":[{"given":"Shuai","family":"Liu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1140-5823","authenticated-orcid":false,"given":"Yechen","family":"Tian","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Congyang","family":"Sun","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guoyu","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0044-1231","authenticated-orcid":false,"given":"Hao","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7012-404X","authenticated-orcid":false,"given":"Na","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631314"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185370"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc59616.2023.10268795"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830180"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008506"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3184010"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc53450.2021.9567859"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2509164"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3469109"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567842"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2797987"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2909032"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/cicc53496.2022.9772843"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870372"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3510883"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067627"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2214181"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2012.6243802"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631522"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.834046"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3336943"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811968"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662490"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960476"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454350"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830208"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2012.6243801"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530819"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2713523"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3354995"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3323429"},{"key":"ref36","volume-title":"Mixed-Signal Circuit Design Driven By Analysis: ADCs, Comparators, and PLLs","author":"Xu","year":"2018"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882224"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2593927"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3437168"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452331"},{"key":"ref42","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s 4x TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","volume-title":"Proc. IEEE Symp. VLSI Circuits","author":"Lin"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2015.7338385"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008507"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063011"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067687"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662290"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492512"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2945298"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2018.8502306"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11018065\/10969137.pdf?arnumber=10969137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T20:09:51Z","timestamp":1780430991000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10969137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":51,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3559354","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}