{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T14:25:21Z","timestamp":1785248721719,"version":"3.55.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tcsi.2025.3559419","type":"journal-article","created":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T13:54:44Z","timestamp":1744811684000},"page":"4167-4180","source":"Crossref","is-referenced-by-count":3,"title":["NoCiPUF: NoC-Based Intrinsic PUF for MPSoC Authentication"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-9952-9695","authenticated-orcid":false,"given":"Deepank","family":"Grover","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3444-0800","authenticated-orcid":false,"given":"Tarun","family":"Sharma","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9955-0393","authenticated-orcid":false,"given":"Sneha","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7890-0143","authenticated-orcid":false,"given":"Sidhartha Sankar","family":"Rout","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Anushka","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2634-1184","authenticated-orcid":false,"given":"Madhur","family":"Kumar","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-8718","authenticated-orcid":false,"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1016\/B978-0-12-373892-9.00012-8","article-title":"Networks-on-chip","volume-title":"On-Chip Communication Architectures","author":"Pasricha","year":"2008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/9781003277347-1"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1016\/j.procs.2020.03.194","article-title":"Exploration of vulnerabilities, threats and forensic issues and its impact on the distributed environment of cloud and its mitigation","volume":"167","author":"Pandi","year":"2020","journal-title":"Proc. Comput. Sci."},{"key":"ref4","author":"Whittaker","year":"2024","journal-title":"The Biggest Data Breaches in 2024: 1 Billion Stolen Records and Rising"},{"key":"ref5","volume-title":"Chipmaker NXP Confirms Data Breach Involving Customers\u2019 Information","year":"2025"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530412"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2022.3224298"},{"key":"ref9","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","volume-title":"Proc. 44th ACM\/IEEE Design Autom. Conf.","author":"Edward Suh"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_27"},{"key":"ref11","article-title":"Combined modeling and side channel attacks on strong pufs","author":"Mahmoud","year":"2013","journal-title":"Cryptology ePrint Archive"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658246"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2022.108540"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927076"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2013.2279798"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.59"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00028"},{"key":"ref19","first-page":"908","article-title":"A hybrid packet\/circuitswitched router to accelerate memory access in NoC-based chip multiprocessors","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Mazloumi"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287698"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3167606"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3479876.3481595"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702285"},{"key":"ref24","first-page":"1","article-title":"PROTECTS: Secure provisioning of system-on-chip assets in untrusted testing facility","volume-title":"Proc. IEEE Int. Test Conf. India (ITC India)","author":"Slpsk"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229197"},{"key":"ref26","first-page":"566","article-title":"A hybrid packetcircuit switched on-chip network based on SDM","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib.","author":"Modarressi"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2015.2462842"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/71.940745"},{"key":"ref29","article-title":"Epiphany-V: A 1024 processor 64-bit RISC system-onchip","author":"Olofsson","year":"2016","journal-title":"arXiv:1610.01832"},{"key":"ref30","year":"2023","journal-title":"Amd EpycT 9754s"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/host55342.2024.10545395"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162890"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772852"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197539"},{"issue":"2","key":"ref35","doi-asserted-by":"crossref","first-page":"322","DOI":"10.3390\/s18020322","article-title":"A compact and low power RO PUF with high resilience to the EM side-channel attack and the SVM modelling attack of wireless sensor networks","volume":"18","author":"Cao","year":"2018","journal-title":"Sensors"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HOST54066.2022.9839791"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-22r1a"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545374"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11099062\/10966467.pdf?arnumber=10966467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T05:08:52Z","timestamp":1753852132000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10966467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3559419","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}