{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:13:16Z","timestamp":1761588796427,"version":"build-2065373602"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"USECHIP","award":["069100-2023-001"],"award-info":[{"award-number":["069100-2023-001"]}]},{"name":"Secretary of State for Telecommunications and Digital Infrastructure, Ministry for Digital Transformation and Civil Service"},{"name":"European Union-NextGenerationEU\/PRTR"},{"name":"MICIU\/AEI\/10","award":["0000DONOTUSETHIS0000.13039\/501100011033","PID2022-136949OB-C21"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.13039\/501100011033","PID2022-136949OB-C21"]}]},{"name":"ERDF\/EU"},{"name":"MICIU\/AEI\/10","award":["0000DONOTUSETHIS0000.13039\/501100011033","PRE-2020-093167"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.13039\/501100011033","PRE-2020-093167"]}]},{"name":"ESF Investing in your future"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tcsi.2025.3570016","type":"journal-article","created":{"date-parts":[[2025,5,26]],"date-time":"2025-05-26T14:10:31Z","timestamp":1748268631000},"page":"7044-7057","source":"Crossref","is-referenced-by-count":0,"title":["Workload Compression Techniques to Scale Defect-Centric BTI Models to the Circuit Level"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1377-2961","authenticated-orcid":false,"given":"Andr\u00e9s Santana","family":"Andreo","sequence":"first","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla (IMSE, CNM (Universidad de Sevilla, CSIC), Seville, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M.","family":"van Santen","sequence":"additional","affiliation":[{"name":"Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design; Munich Institute of Robotics and Machine Intelligence, Munich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-3124","authenticated-orcid":false,"given":"Rafael","family":"Castro-L\u00f3pez","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla (IMSE, CNM (Universidad de Sevilla, CSIC), Seville, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6260-6495","authenticated-orcid":false,"given":"Elisenda","family":"Roca","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla (IMSE, CNM (Universidad de Sevilla, CSIC), Seville, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Technical University of Munich; TUM School of Computation, Information and Technology; Chair of AI Processor Design; Munich Institute of Robotics and Machine Intelligence, Munich, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8682-2280","authenticated-orcid":false,"given":"Francisco V.","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla (IMSE, CNM (Universidad de Sevilla, CSIC), Seville, Spain"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3003471"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD55068.2022.9816353"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3149856"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3201431"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784605"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784542"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2015.7324754"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3198383"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2898006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898006"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973060"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2014.7049501"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2015.7301704"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2024.155147"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS50340.2022.9898256"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764587"},{"volume-title":"AMD RyzenT Processors for Desktops","year":"2024","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112711"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00011"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3147587"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2882229"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2314356"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-91962-1_10"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108586"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128342"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3289325"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981588"},{"volume-title":"Analog Reliability Analysis for Mission-Critical Applications","key":"ref31"},{"volume-title":"PrimeSim Reliability Analysis","year":"2024","key":"ref32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219086"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2019.2893017"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3397460"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3096171"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2959700"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.055"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405129"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128310"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936331"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11217317\/11015631.pdf?arnumber=11015631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:08:31Z","timestamp":1761588511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11015631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":41,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3570016","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}