{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:55:40Z","timestamp":1773248140902,"version":"3.50.1"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for the Co-Design of Cognitive Systems (COCOSYS), one of Seven Centers in Joint University Microelectronics Program (JUMP) 2.0"},{"name":"Semiconductor Research Corporation (SRC) and Defense Advanced Research Projects Agency (DARPA), Raytheon, and NSF"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tcsi.2025.3570193","type":"journal-article","created":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T13:43:03Z","timestamp":1747834983000},"page":"7058-7069","source":"Crossref","is-referenced-by-count":2,"title":["TWINN: Training-Free Weight-Input Flipping for Mitigating Crossbar Non-Idealities in Binary Neural Network Accelerators"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6152-2377","authenticated-orcid":false,"given":"Akul","family":"Malhotra","sequence":"first","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5609-9722","authenticated-orcid":false,"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[{"name":"Elmore Family School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2921977"},{"issue":"1","key":"ref2","first-page":"6869","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"Hubara","year":"2016","journal-title":"J. Mach. Learn. Res."},{"key":"ref3","article-title":"Binarized neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"29","author":"Hubara"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3362822"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2018.8465935"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2023.3320677"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218735"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3362035"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3093478"},{"key":"ref12","article-title":"X-CHANGR: Changing memristive crossbar mapping for mitigating line-resistance induced accuracy degradation in deep neural networks","author":"Agrawal","year":"2019","journal-title":"arXiv:1907.00285"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937307"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3000185"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2025.3531758"},{"key":"ref16","first-page":"1","article-title":"Noise injection adaption: End-to-end ReRAM crossbar non-ideal effect adaption for neural network mapping","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"He"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3171268"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3113300"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372093"},{"issue":"1","key":"ref20","doi-asserted-by":"crossref","first-page":"5282","DOI":"10.1038\/s41467-023-40770-4","article-title":"Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators","volume":"14","author":"Rasch","year":"2023","journal-title":"Nature Commun."},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3141987"},{"key":"ref22","first-page":"1","article-title":"Unlocking wordline-level parallelism for fast inference on RRAM-based DNN accelerator","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Park"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00017"},{"key":"ref24","article-title":"Gaussian error linear units (GELUs)","author":"Hendrycks","year":"2016","journal-title":"arXiv:1606.08415"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref26","article-title":"Comparative evaluation of memory technologies for synaptic crossbar arrays\u2014 Part I: Robustness-driven device-circuit co-design and system implications","author":"Wang","year":"2023","journal-title":"arXiv:2307.04261"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref28","volume-title":"ASAP 7nm Predictive PDK","year":"2024"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DRC52342.2021.9467160"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409718"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218688"},{"key":"ref33","first-page":"1","article-title":"Analog\/mixed-signal hardware error modeling for deep learning inference","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Rekhi"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-46682-1"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3442013"},{"key":"ref36","article-title":"Benchmarking TPU, GPU, and CPU platforms for deep learning","author":"Emma Wang","year":"2019","journal-title":"arXiv:1907.10701"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00016"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473947"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref40","article-title":"Learning multiple layers of features from tiny images","author":"Krizhevsky","year":"2009"},{"key":"ref41","first-page":"1","article-title":"Reading digits in natural images with unsupervised feature learning","volume-title":"Proc. NIPS","author":"Netzer"},{"key":"ref42","article-title":"Fashion-MNIST: A novel image dataset for benchmarking machine learning algorithms","author":"Xiao","year":"2017","journal-title":"arXiv:1708.07747"},{"key":"ref43","article-title":"Deep residual learning for image recognition","author":"He","year":"2015","journal-title":"arXiv:1512.03385"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01237-3_23"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3003007"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref47","first-page":"236","article-title":"Sparse ReRAM engine: Joint exploration of activation and weight sparsity in compressed neural networks","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Yang"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8919\/11217317\/11008637-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11217317\/11008637.pdf?arnumber=11008637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T18:08:17Z","timestamp":1761588497000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11008637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":47,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3570193","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}