{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T14:57:47Z","timestamp":1781621867292,"version":"3.54.5"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2022YFB2802404"],"award-info":[{"award-number":["2022YFB2802404"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tcsi.2025.3582263","type":"journal-article","created":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T17:45:03Z","timestamp":1752601503000},"page":"7755-7768","source":"Crossref","is-referenced-by-count":1,"title":["A Bit-Partitioned Floating-Point 6T SRAM Computing-in-Memory Macro Based on Dual-Edge Time-Domain Structure"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1566-5809","authenticated-orcid":false,"given":"Chang","family":"Xue","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0593-4842","authenticated-orcid":false,"given":"Youming","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6965-0228","authenticated-orcid":false,"given":"Siyuan","family":"He","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5143-2247","authenticated-orcid":false,"given":"Gang","family":"Du","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4951-4286","authenticated-orcid":false,"given":"Yuan","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3281-4493","authenticated-orcid":false,"given":"Yandong","family":"He","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Peking University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757323"},{"key":"ref2","article-title":"A 481pJ\/decision 3.4M decision\/s multifunctional deep in-memory inference processor using standard 6T SRAM array","author":"Kang","year":"2016","journal-title":"arXiv:1610.07501"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2016.7573556"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature22994"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.2981901"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.2992886"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2017.7993627"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830322"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46769.2022.9830276"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365958"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008465"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662435"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2880918"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2952773"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062949"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2963616"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3073254"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731681"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/vlsit.2019.8776544"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731754"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067289"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454447"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2023.3309966"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2883394"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3095232"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2021.3083275"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662340"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162829"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067527"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/lssc.2024.3463208"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2024.3375359"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731762"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067260"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454313"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454468"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11269679\/11080504.pdf?arnumber=11080504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:26:46Z","timestamp":1773779206000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11080504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":38,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3582263","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}