{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T21:29:52Z","timestamp":1772227792283,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100025294","name":"Taighde \u00c9ireann\u2014Research Ireland","doi-asserted-by":"crossref","award":["20\/FFP-A\/8371"],"award-info":[{"award-number":["20\/FFP-A\/8371"]}],"id":[{"id":"10.13039\/501100025294","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100025294","name":"Taighde \u00c9ireann\u2014Research Ireland","doi-asserted-by":"crossref","award":["18\/CRT\/6049"],"award-info":[{"award-number":["18\/CRT\/6049"]}],"id":[{"id":"10.13039\/501100025294","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tcsi.2025.3585462","type":"journal-article","created":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T23:22:35Z","timestamp":1752103355000},"page":"1629-1640","source":"Crossref","is-referenced-by-count":0,"title":["Analysis of Nonlinearity-Induced Boundary Spur Families in Fractional-\n                    <i>N<\/i>\n                    Frequency Synthesizers Using the Periodic Nonlinearity Noise Concept"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-6287-6832","authenticated-orcid":false,"given":"Xu","family":"Lu","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3242-1056","authenticated-orcid":false,"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"PLL Performance, Simulation and Design","author":"Banerjee","year":"2017"},{"key":"ref2","volume-title":"RF Microelectronics","author":"Razavi","year":"2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/nolta.3.258"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819119"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3486936"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8965008"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.882872"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2007.899385"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005716"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/nolta.5.349"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2638324"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3195659"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2263504"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2263503"},{"key":"ref18","volume-title":"Integer boundary spurs in fractional-N feedback phase-locked loops (PLLs)","author":"Patoux","year":"2016"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/9781119258308"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3063206"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS58634.2023.10382718"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043725"},{"key":"ref23","volume-title":"ADF4368: Microwave Wideband Synthesizer With Integrated VCO Data Sheet","year":"2023"},{"key":"ref24","volume-title":"UG-2102: Evaluating the ADF4368, Microwave Wideband Synthesizer With Integrated VCO","year":"2023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043584"},{"issue":"8","key":"ref26","first-page":"1","article-title":"Analyzing, optimizing, and eliminating integer boundary spurs in phase-locked loops with VCOs at up to 13.6 GHz","volume":"49","author":"Brennan","year":"2015","journal-title":"Analog Dialogue"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICM63406.2024.10815870"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s40993-021-00297-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11414245\/11075633.pdf?arnumber=11075633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T20:52:53Z","timestamp":1772225573000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11075633\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3585462","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}