{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T05:25:40Z","timestamp":1768281940938,"version":"3.49.0"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2023YFB4403100"],"award-info":[{"award-number":["2023YFB4403100"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62422407"],"award-info":[{"award-number":["62422407"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["62125403"],"award-info":[{"award-number":["62125403"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92464302"],"award-info":[{"award-number":["92464302"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U24B20164"],"award-info":[{"award-number":["U24B20164"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92164301"],"award-info":[{"award-number":["92164301"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"RGC","award":["26204424"],"award-info":[{"award-number":["26204424"]}]},{"name":"Shanghai Municipal Science and Technology Major Project"},{"name":"Natural Science Foundation of Jiangsu Province Basic Research Program","award":["BK20243042"],"award-info":[{"award-number":["BK20243042"]}]},{"DOI":"10.13039\/501100017582","name":"Beijing National Research Center for Information Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100017582","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing Advanced Innovation Center for Integrated Circuits"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tcsi.2025.3593946","type":"journal-article","created":{"date-parts":[[2025,8,7]],"date-time":"2025-08-07T17:47:06Z","timestamp":1754588826000},"page":"308-321","source":"Crossref","is-referenced-by-count":0,"title":["MRCIM: A Many-Core Reconfigurable Computing-in-Memory Processor Combining CPU and Tensor Modes for NN Acceleration"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6662-2337","authenticated-orcid":false,"given":"Zhen","family":"He","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Beijing Innovation Center for Future Chip, and Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9657-3617","authenticated-orcid":false,"given":"Yiqi","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing Innovation Center for Future Chip, and Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]},{"given":"Zihan","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing Innovation Center for Future Chip, and Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]},{"given":"Huiming","family":"Han","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing Innovation Center for Future Chip, and Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing Innovation Center for Future Chip, and Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6942-4395","authenticated-orcid":false,"given":"Yang","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing Innovation Center for Future Chip, and Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6218-4659","authenticated-orcid":false,"given":"Chao","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shanghai Jiao Tong University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2228-8829","authenticated-orcid":false,"given":"Fengbin","family":"Tu","sequence":"additional","affiliation":[{"name":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Beijing Innovation Center for Future Chip, and Beijing National Research Center for Information Science and Technology, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783725"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00030"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480099"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2638459"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.40"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220622"},{"key":"ref10","volume-title":"Nvidia System Management Interface","year":"2024"},{"key":"ref11","volume-title":"D-matrix White Paper","year":"2023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071133"},{"key":"ref14","article-title":"BERT: Pre-training of deep bidirectional transformers for language understanding","author":"Devlin","year":"2018","journal-title":"arXiv:1810.04805"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365965"},{"key":"ref17","first-page":"411","article-title":"MAICC: A lightweight many-core architecture with in-cache computing for multi-DNN parallel inference","volume-title":"Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Fan"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454556"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304014"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3373763"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.81"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00010"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00-31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00067"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00022"},{"key":"ref35","article-title":"Epiphany-V: A 1024 processor 64-bit RISC system-on-chip","author":"Olofsson","year":"2016","journal-title":"arXiv:1610.01832"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00020"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.91"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref39","first-page":"1","article-title":"A many-core x86 architecture for visual computing","volume-title":"Proc. ACM SIGGRAPH Papers","author":"Seiler"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00083"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067285"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061912"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06486-4"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067779"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00042"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012215"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11345139\/11119451.pdf?arnumber=11119451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:05:25Z","timestamp":1768255525000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11119451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":51,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3593946","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}