{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T21:01:51Z","timestamp":1775509311217,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2022YFB4401301"],"award-info":[{"award-number":["2022YFB4401301"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304053,"],"award-info":[{"award-number":["62304053,"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["23YF1402300"],"award-info":[{"award-number":["23YF1402300"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fudan University State Key Laboratory of integrated chips and systems","award":["No.SKLICS-Z202301"],"award-info":[{"award-number":["No.SKLICS-Z202301"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tcsi.2025.3605023","type":"journal-article","created":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T18:24:27Z","timestamp":1757010267000},"page":"2357-2370","source":"Crossref","is-referenced-by-count":0,"title":["A 13-GS\/s 9-bit Time-Interleaved Pipelined-SAR ADC With Common-Mode Regulated Floating-Inverter-Amplifier and Rapid-Tracking Bootstrapped Switch"],"prefix":"10.1109","volume":"73","author":[{"given":"Ji","family":"Guo","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the Frontier Institute of Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9344-8180","authenticated-orcid":false,"given":"Jianwei","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Chongqing University of Posts and Telecommunications, Chongqing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1616-9906","authenticated-orcid":false,"given":"Danfeng","family":"Zhai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the Frontier Institute of Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7528-4621","authenticated-orcid":false,"given":"Xinsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology at Weihai, Weihai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8585-2813","authenticated-orcid":false,"given":"Wenning","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the Frontier Institute of Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7062-831X","authenticated-orcid":false,"given":"Qi","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the Frontier Institute of Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems and the Frontier Institute of Chips and Systems, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492512"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067793"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3482567"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870374"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830208"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492436"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731625"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062986"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631373"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067397"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662524"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454422"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067475"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662290"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3290119"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3268719"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2016.7751033"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502268"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904660"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3268238"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3303043"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960485"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3114318"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3201016"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3033931"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10528976"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11458063\/11151255.pdf?arnumber=11151255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T20:00:02Z","timestamp":1775505602000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11151255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3605023","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}