{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T21:00:03Z","timestamp":1774645203446,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U24B6015"],"award-info":[{"award-number":["U24B6015"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["U21B2030"],"award-info":[{"award-number":["U21B2030"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["92264204"],"award-info":[{"award-number":["92264204"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tcsi.2025.3610874","type":"journal-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T17:27:29Z","timestamp":1758648449000},"page":"1956-1969","source":"Crossref","is-referenced-by-count":0,"title":["An NVM Non-Idealities Mitigation Solution Using Cell-Clustered Calibration for Analog High-Density Edge Multi-Level Cell Compute-in-Memory"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-5243-602X","authenticated-orcid":false,"given":"Zimeng","family":"Xu","sequence":"first","affiliation":[{"name":"Key Laboratory of Advanced Sensor and Integrated System, Tsinghua Shenzhen International Graduate School, Tsinghua University, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8366-335X","authenticated-orcid":false,"given":"Taixin","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, LFET\/BNRist\/SKLSNC, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5076-4645","authenticated-orcid":false,"given":"Ming-Yen","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Tsinghua University, Beijing, China"}]},{"given":"Chenxi","family":"Jia","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, LFET\/BNRist\/SKLSNC, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2170-2602","authenticated-orcid":false,"given":"Sheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Advanced Sensor and Integrated System, Tsinghua Shenzhen International Graduate School, Tsinghua University, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5924-8807","authenticated-orcid":false,"given":"Sumitha","family":"George","sequence":"additional","affiliation":[{"name":"Department of ECE, North Dakota State University, Fargo, ND, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2421-353X","authenticated-orcid":false,"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, LFET\/BNRist\/SKLSNC, Tsinghua University, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Pennsylvania State University, University Park, PA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, LFET\/BNRist\/SKLSNC, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870354"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8778028"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731645"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3227-1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2021.3123287"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830338"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3163197"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2965403"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731670"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2964640"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372124"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2976148"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3186024"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2848625"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268339"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3165352"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3140769"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181022"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830153"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067339"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3141370"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2023.3282804"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129252"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2882779"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2010.5551946"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0362"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2533438"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SmartCloud.2016.18"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2018.10.021"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3435690"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631408"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1126\/science.adf5538"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-00994-0"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631548"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904609"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744930"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3126638"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720689"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11414245\/11176125.pdf?arnumber=11176125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:33Z","timestamp":1774641273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11176125\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":49,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3610874","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}