{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T21:00:02Z","timestamp":1774645202761,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Co-Design of Cognitive Systems (CoCoSys) and Processing with Intelligent Storage and Memory (PRISM), two of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) Program"},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1109\/tcsi.2025.3617327","type":"journal-article","created":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T17:40:41Z","timestamp":1761673241000},"page":"1010-1023","source":"Crossref","is-referenced-by-count":0,"title":["Characterizing the Intrinsic Bank-Level Accuracy Versus Energy Trade-Off of SRAM-Based Analog In-Memory Computing Architectures in 28 nm CMOS"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2024-2002","authenticated-orcid":false,"given":"Shuo","family":"Li","sequence":"first","affiliation":[{"name":"Coordinated Science Laboratory, University of Illinois at Urbana&#x2013;Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9586-153X","authenticated-orcid":false,"given":"Chihun","family":"Song","sequence":"additional","affiliation":[{"name":"Coordinated Science Laboratory, University of Illinois at Urbana&#x2013;Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1157-0127","authenticated-orcid":false,"given":"Hyungyo","family":"Kim","sequence":"additional","affiliation":[{"name":"Coordinated Science Laboratory, University of Illinois at Urbana&#x2013;Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"Coordinated Science Laboratory, University of Illinois at Urbana&#x2013;Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4323-9164","authenticated-orcid":false,"given":"Naresh R.","family":"Shanbhag","sequence":"additional","affiliation":[{"name":"Coordinated Science Laboratory, University of Illinois at Urbana&#x2013;Champaign, Urbana, IL, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062995"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431575"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310401"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067526"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492492"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492444"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3211290"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454489"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3313519"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454556"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3210152"},{"key":"ref22","volume-title":"IMC-Benchmarking GitHub Respository","author":"Shanbhag","year":"2023"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960488"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3234893"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2016.7472820"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963591"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067380"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247829"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3124757"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2960841"},{"key":"ref34","first-page":"1","article-title":"Analog\/mixed-signal hardware error modeling for deep learning inference","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Rekhi"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473973"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268688"},{"key":"ref39","volume-title":"Introduction to Probability, Statistics, and Random Processes","author":"Pishro-Nik","year":"2014"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2220387"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11368669\/11219413.pdf?arnumber=11219413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:54:34Z","timestamp":1774641274000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11219413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":42,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3617327","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]}}}