{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T21:09:02Z","timestamp":1774991342914,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"crossref","award":["2022YFB4401200"],"award-info":[{"award-number":["2022YFB4401200"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92473109"],"award-info":[{"award-number":["92473109"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62434003"],"award-info":[{"award-number":["62434003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,4]]},"DOI":"10.1109\/tcsi.2025.3628957","type":"journal-article","created":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T18:51:40Z","timestamp":1762800700000},"page":"2425-2437","source":"Crossref","is-referenced-by-count":0,"title":["A 6.8-GHz Fractional-N Pulse-Shaper-Based PLL Achieving \u2212269.9-dB FoM\n                    <sub>Jitter-N-Area<\/sub>"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-2076-8927","authenticated-orcid":false,"given":"Haoyuan","family":"Gao","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5985-2398","authenticated-orcid":false,"given":"Peifang","family":"Wu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiao","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4465-6809","authenticated-orcid":false,"given":"Yiyun","family":"Mao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6740-1878","authenticated-orcid":false,"given":"Xinyi","family":"Lin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2447-4601","authenticated-orcid":false,"given":"Rui","family":"Yin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0111-0573","authenticated-orcid":false,"given":"Ping","family":"Lu","sequence":"additional","affiliation":[{"name":"NVIDIA Inc., Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6568-3071","authenticated-orcid":false,"given":"Long","family":"Kong","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7012-404X","authenticated-orcid":false,"given":"Na","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2796544"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3154752"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3115798"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3320886"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3187010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3208869"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296195"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731596"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021279"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268737"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2768411"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2918940"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3171498"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3072344"},{"key":"ref22","volume-title":"Discrete-Time Signal Processing","author":"Oppenheim","year":"2013"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3305604"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2010189"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3057580"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3161763"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2015.7338376"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2579159"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268691"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162861"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/rfic51843.2021.9490495"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939663"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3323429"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2925181"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529020"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3059484"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3143468"},{"key":"ref40","first-page":"1","article-title":"An integer-N reference-double-sampling PLL for frequency-multiplied octa-phase clock generation achieving -251.9 dB FOMJitter-N","author":"Li","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Papers"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11458063\/11236966.pdf?arnumber=11236966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T19:54:53Z","timestamp":1774986893000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11236966\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3628957","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4]]}}}