{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T03:55:55Z","timestamp":1783223755192,"version":"3.54.6"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274029"],"award-info":[{"award-number":["62274029"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004608","name":"Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","award":["BK20243042"],"award-info":[{"award-number":["BK20243042"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tcsi.2025.3636931","type":"journal-article","created":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T18:35:23Z","timestamp":1765391723000},"page":"4219-4231","source":"Crossref","is-referenced-by-count":1,"title":["Endurance-Oriented STT-MRAM Implementation in Normally-off Microcontroller Unit"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-4251-1046","authenticated-orcid":false,"given":"Haoran","family":"Du","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruiqi","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5859-9508","authenticated-orcid":false,"given":"Ting-Xuan","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9794-8049","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3326303"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510623"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2017.7942448"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3022970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3409275"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3220399"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546617"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3545731"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3557955"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720557"},{"key":"ref11","first-page":"657","article-title":"Aging-aware request scheduling for non volatile main memory","volume-title":"Proc. 26th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Song"},{"key":"ref12","first-page":"462","article-title":"Opportunistic migration for hybrid memories while mitigating aging effects","volume-title":"Proc. IEEE 42nd Int. Conf. Comput. Design (ICCD)","author":"Aswathy"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873467"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454339"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3326312"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2003063"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2016.7574620"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830351"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2715164"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48204.2025.10983785"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2018.8614617"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353637"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48203.2023.10118152"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720611"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265086"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662444"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062955"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454409"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2016.39"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108121"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3248662"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IMW51353.2021.9439609"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2615816"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631510"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2965403"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2025.3539311"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796679"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993604"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC59256.2023.10268565"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2025.3548582"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2533438"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764563"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2025.3581530"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731071"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2822343"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3541341"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2900468"},{"key":"ref49","first-page":"1","article-title":"14 nm FinFET node embedded MRAM technology for automotive non-volatile RAM applications with endurance over 1E12-cycles","volume-title":"Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)","author":"Oh"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067837"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185352"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830273"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310393"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/CEI63587.2024.10871759"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904558"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00020"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3056674"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310371"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3430990"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662402"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162813"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3253200"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11541279\/11296903.pdf?arnumber=11296903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T20:10:03Z","timestamp":1780431003000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11296903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":62,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3636931","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}