{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T21:06:14Z","timestamp":1780434374021,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tcsi.2025.3644033","type":"journal-article","created":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T18:36:15Z","timestamp":1766082975000},"page":"3813-3824","source":"Crossref","is-referenced-by-count":0,"title":["A Fully Reconfigurable Low Offset Asymmetric Sense Amplifier Implementing Multiple Logic Gates for In-Memory Computing"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0908-6803","authenticated-orcid":false,"given":"Parminder","family":"Kaur","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Jodhpur, Jodhpur, Rajasthan, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2056-0884","authenticated-orcid":false,"given":"Amandeep","family":"Kaur","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Jodhpur, Jodhpur, Rajasthan, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/43\/3\/031401"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3463184"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3243434"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref6","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3329261"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2976099"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3243192"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3206318"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3554533"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.859510"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID64188.2025.00038"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3264693"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3558562"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016182"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2498302"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2347707"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757418"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NewCAS64648.2025.11107007"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3123512"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3081917"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2025.3551822"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3054972"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3526973"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11541279\/11303854.pdf?arnumber=11303854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T20:10:05Z","timestamp":1780431005000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11303854\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3644033","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}