{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T21:06:08Z","timestamp":1780434368829,"version":"3.54.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tcsi.2025.3645475","type":"journal-article","created":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:05:13Z","timestamp":1768255513000},"page":"3986-3995","source":"Crossref","is-referenced-by-count":0,"title":["Shallow Neural Network-Based Error Compensation of a Non-Linear SAR ADC Sampling Stage"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-2405-0643","authenticated-orcid":false,"given":"Maarten","family":"Molendijk","sequence":"first","affiliation":[{"name":"NXP Semiconductors, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7815-2010","authenticated-orcid":false,"given":"Robert","family":"van Veldhoven","sequence":"additional","affiliation":[{"name":"NXP Semiconductors, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3129-1531","authenticated-orcid":false,"given":"Alex","family":"Young","sequence":"additional","affiliation":[{"name":"NXP Semiconductors, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6357-7614","authenticated-orcid":false,"given":"Marco","family":"Fattori","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6542-0001","authenticated-orcid":false,"given":"Pieter","family":"Harpe","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3768-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688071"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2977571"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6289116"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2797987"},{"key":"ref8","volume-title":"Analysis and Design of Analog Integrated Circuits","author":"Gray","year":"2009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2009.2020575"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3284224"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2009.2020557"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401089"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911287"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3390220"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3201016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043601"},{"key":"ref17","first-page":"1","article-title":"Late breaking results: Machine learning based reference ripple error suppression in successive approximation register analog-to-digital converters","volume-title":"Proc. 61st ACM\/IEEE Design Autom. Conf.","author":"Maiti"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3429309"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3161717"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3555253"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2249176"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3217231"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523148"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11541279\/11339226.pdf?arnumber=11339226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T20:09:52Z","timestamp":1780430992000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11339226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2025.3645475","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}