{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T10:26:33Z","timestamp":1777890393404,"version":"3.51.4"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62476062"],"award-info":[{"award-number":["62476062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Research and Development Program of China","award":["2023YFB4704101"],"award-info":[{"award-number":["2023YFB4704101"]}]},{"DOI":"10.13039\/501100018631","name":"Shanghai Platform for Neuromorphic and Artificial Intelligence (AI) Chip","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100018631","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tcsi.2026.3658356","type":"journal-article","created":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T20:53:04Z","timestamp":1770411184000},"page":"3296-3309","source":"Crossref","is-referenced-by-count":0,"title":["An Always-On Event-Triggered DVS Fall Detection Processor With Precision-Adaptive Inference in 40-nm CMOS"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-9141-0661","authenticated-orcid":false,"given":"Ziyi","family":"Yang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yushi","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9015-2938","authenticated-orcid":false,"given":"Jinqiao","family":"Yang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Quanshu","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5390-4335","authenticated-orcid":false,"given":"Anqin","family":"Xiao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9588-0239","authenticated-orcid":false,"given":"Li-Rong","family":"Zheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8546-1329","authenticated-orcid":false,"given":"Zhuo","family":"Zou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, College of Future Information Technology, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JBHI.2024.3406737"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1186\/s12877-021-02462-w"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SR.2024.3513952"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3258411"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3392807"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3296602"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3300095"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3204645"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3560666"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3450966"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3496554"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3553497"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3387998"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3526965"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3517133"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1186\/s11556-023-00312-9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2021\/240"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.jemermed.2013.03.011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nn.3862"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.2545-17.2018"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2027527"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2273537"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2574707"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00186"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00108"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00573"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2012.2222900"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2015.2392947"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV48922.2021.01324"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781107447615"},{"key":"ref33","volume-title":"DVS 128","year":"2025"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2023.3282589"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731734"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067650"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3352729"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LRA.2022.3140819"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/WACV56688.2023.00254"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IROS58592.2024.10801824"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2024.3448615"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1161\/CIRCULATIONAHA.124.069820"},{"key":"ref43","volume-title":"ENERGIZER CR2032 Product Datasheet","year":"2025"},{"key":"ref44","volume-title":"TPS6274x 360nA IQ Step Down Converter For Low Power Applications Datasheet (Rev. B)","year":"2025"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/NICE65350.2025.11065891"},{"key":"ref46","volume-title":"Spiking Neural Processor T1 by Innatera","year":"2025"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778050"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-47811-6"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11500576\/11373538.pdf?arnumber=11373538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T05:36:47Z","timestamp":1777613807000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11373538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":48,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2026.3658356","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}