{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T21:04:52Z","timestamp":1780434292439,"version":"3.54.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Anusandhan National Research Foundation (ANRF), Government of India","award":["MTR\/2023\/000106"],"award-info":[{"award-number":["MTR\/2023\/000106"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1109\/tcsi.2026.3669396","type":"journal-article","created":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T19:42:17Z","timestamp":1773862937000},"page":"4178-4191","source":"Crossref","is-referenced-by-count":0,"title":["Optimized Lightweight Midori Cipher Architecture Featuring Side-Channel Resilient S-Boxes for Secure Edge Computing"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7331-281X","authenticated-orcid":false,"given":"Ruby","family":"Mishra","sequence":"first","affiliation":[{"name":"School of Electronics, Kalinga Institute of Industrial Technology, Bhubaneswar, Odisha, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1500-2693","authenticated-orcid":false,"given":"Manish","family":"Okade","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, Odisha, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4917-7088","authenticated-orcid":false,"given":"Kamalakanta","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, Odisha, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2686783"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48800-3_17"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01950-1_45"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2633412"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3019921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30564-4_5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_28"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43933-3_21"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9085-7"},{"key":"ref13","first-page":"236","article-title":"Combinational logic design for AES SubByte transformation on masked data","volume":"2003","author":"Trichina","year":"2003","journal-title":"Cryptol. EPrint Arch."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICKII58656.2023.10332613"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2995795"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2023.3249291"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID64188.2025.00091"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i1.305-342"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2025.i1.340-366"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2025.3600289"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4264"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2832"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.02.007"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2019.0363"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2019.0157"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30574-3_24"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3297027"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_7"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11541279\/11442802.pdf?arnumber=11442802","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T20:10:10Z","timestamp":1780431010000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11442802\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":29,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2026.3669396","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6]]}}}