{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T05:58:19Z","timestamp":1785391099963,"version":"3.55.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation","award":["CCF2319617"],"award-info":[{"award-number":["CCF2319617"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1109\/tcsi.2026.3681461","type":"journal-article","created":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T19:39:25Z","timestamp":1776109165000},"page":"5434-5445","source":"Crossref","is-referenced-by-count":0,"title":["GEM3D-CIM: General Purpose Matrix Computation Using 3-D-Integrated SRAM--eDRAM Hybrid Compute-In-Memory-on-Memory Architecture"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-3325-9099","authenticated-orcid":false,"given":"Subhradip","family":"Chakraborty","sequence":"first","affiliation":[{"name":"University of Wisconsin\u2013Madison","place":["Madison, WI, USA"],"department":["Department of Electrical and Computer Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4836-3292","authenticated-orcid":false,"given":"Ankur","family":"Singh","sequence":"additional","affiliation":[{"name":"University of Wisconsin\u2013Madison","place":["Madison, WI, USA"],"department":["Department of Electrical and Computer Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9911-2624","authenticated-orcid":false,"given":"Akhilesh R.","family":"Jaiswal","sequence":"additional","affiliation":[{"name":"University of Wisconsin\u2013Madison","place":["Madison, WI, USA"],"department":["Department of Electrical and Computer Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926296"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3227-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2096437"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3131848"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"ref9","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3353464"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019367"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043559"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102276"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/0021-9991(78)90023-2"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2025.3560423"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00215"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2980533"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/acbab9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067555"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720534"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202470164"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2018.2882433"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218645"},{"key":"ref28","volume-title":"3D integrated circuit","author":"Or-Bach","year":"2021"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref30","first-page":"643","article-title":"Designing vertical processors in monolithic 3D","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Gopireddy"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1111"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.3046953"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026392"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3244338"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184276"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/vlsit.2017.7998179"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3177577"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DRC66027.2025.11105752"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/8919\/11627725\/11480425.pdf?arnumber=11480425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T05:01:48Z","timestamp":1785387708000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11480425\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":40,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2026.3681461","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"value":"1549-8328","type":"print"},{"value":"1558-0806","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,8]]}}}