{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,17]],"date-time":"2023-08-17T20:56:48Z","timestamp":1692305808502},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/tcsii.2003.819138","type":"journal-article","created":{"date-parts":[[2003,11,20]],"date-time":"2003-11-20T23:29:22Z","timestamp":1069370962000},"page":"850-859","source":"Crossref","is-referenced-by-count":10,"title":["Analytical model and behavioral simulation approach for a \u03a3\u0394 fractional-N synthesizer employing a sample-hold element"],"prefix":"10.1109","volume":"50","author":[{"given":"M.","family":"Cassia","sequence":"first","affiliation":[]},{"given":"P.","family":"Shah","sequence":"additional","affiliation":[]},{"given":"E.","family":"Bruun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref13","first-page":"1566","article-title":"A monolithic 156 Mb\/s clock and data recovery PLL circuit using the sample-and-hold technique","volume":"32","author":"ishihara","year":"1997","journal-title":"J Solid-State Circuits"},{"key":"ref12","author":"rohde","year":"1983","journal-title":"Digital PLL Frequency Synthesizers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.643663"},{"key":"ref14","first-page":"688","article-title":"Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL","author":"maneatis","year":"2003","journal-title":"Proc DAC"},{"key":"ref11","first-page":"65","article-title":"phase-lock loops of higher orders","author":"kroupa","year":"1989","journal-title":"Frequency Control and Synthesis 1989 Second International Conference on"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1985.1096276"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/25.752575"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref17","year":"0"},{"key":"ref16","author":"crawford","year":"1994","journal-title":"Frequency Synthesizer Design Handbook"},{"key":"ref18","first-page":"1065","article-title":"A spur-free fractional-$N\\ \\Sigma\\Delta$ PLL for GSM applications: linear model and simulations","author":"cassia","year":"2003","journal-title":"Proc ISCAS"},{"key":"ref8","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref7","author":"razavi","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref9","author":"candy","year":"1992","journal-title":"Oversampling Delta–Sigma Data Converters"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012676"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2081-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379684"}],"container-title":["IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/82\/27926\/01246362.pdf?arnumber=1246362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T15:35:56Z","timestamp":1679499356000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1246362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":18,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2003,11]]}},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2003.819138","relation":{},"ISSN":["1057-7130"],"issn-type":[{"value":"1057-7130","type":"print"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}