{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T05:10:47Z","timestamp":1770354647611,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/tcsii.2008.2010187","type":"journal-article","created":{"date-parts":[[2009,2,13]],"date-time":"2009-02-13T20:27:58Z","timestamp":1234556878000},"page":"172-176","source":"Crossref","is-referenced-by-count":21,"title":["Designing High-Speed Adders in Power-Constrained Environments"],"prefix":"10.1109","volume":"56","author":[{"given":"F.","family":"Frustaci","sequence":"first","affiliation":[]},{"given":"M.","family":"Lanuzza","sequence":"additional","affiliation":[]},{"given":"P.","family":"Zicari","sequence":"additional","affiliation":[]},{"given":"S.","family":"Perri","sequence":"additional","affiliation":[]},{"given":"P.","family":"Corsonello","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:19931470"},{"key":"ref11","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800519"},{"key":"ref14","author":"sutherland","year":"1999","journal-title":"Logical Effort"},{"key":"ref4","first-page":"1735","article-title":"a 240 ps 64 b carry-lookahead adder in 90 nm cmos","author":"kao","year":"2006","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref3","first-page":"13","article-title":"a 372 ps 64-bit adder using fast pull-up logic in 0.18- cmos","author":"kim","year":"2006","journal-title":"Proc IEEE ISCAS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.31"},{"key":"ref5","first-page":"404","article-title":"power-performance optimization for custom digital circuits","author":"zlatanovici","year":"2005","journal-title":"Proc PATMOS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810056"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757461"},{"key":"ref9","first-page":"752","article-title":"low-power data-driven dynamic logic","author":"rafati","year":"2000","journal-title":"Proc IEEE ISCAS"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/4787586\/04781789.pdf?arnumber=4781789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:55Z","timestamp":1633910395000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4781789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2008.2010187","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,2]]}}}