{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T22:30:21Z","timestamp":1757457021724},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/tcsii.2008.2011603","type":"journal-article","created":{"date-parts":[[2009,2,19]],"date-time":"2009-02-19T21:49:50Z","timestamp":1235080190000},"page":"127-131","source":"Crossref","is-referenced-by-count":16,"title":["Improving Power-Delay Performance of Ultra-Low-Power Subthreshold SCL Circuits"],"prefix":"10.1109","volume":"56","author":[{"given":"A.","family":"Tajalli","sequence":"first","affiliation":[]},{"given":"M.","family":"Alioto","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Leblebici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837027"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.885136"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905234"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922709"},{"key":"ref5","first-page":"8","article-title":"low-power digital design","author":"horowitz","year":"2004","journal-title":"Proc IEEE Int Symp Low Power Electron Des"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541375"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205578"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2004.1367566"},{"key":"ref9","author":"badel","year":"2008","journal-title":"MOS current-mode logic standard cells for high-speed low-noise applications"},{"key":"ref1","author":"vittoz","year":"2005","journal-title":"Low-Power Electronics Design"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/4787586\/04783079.pdf?arnumber=4783079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:30Z","timestamp":1633910370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4783079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2008.2011603","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,2]]}}}