{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:28:47Z","timestamp":1694636927114},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tcsii.2009.2022373","type":"journal-article","created":{"date-parts":[[2009,5,19]],"date-time":"2009-05-19T21:07:52Z","timestamp":1242767272000},"page":"419-423","source":"Crossref","is-referenced-by-count":2,"title":["Highly Compact Interconnect Test Patterns for Crosstalk and Static Faults"],"prefix":"10.1109","volume":"56","author":[{"given":"Jaehoon","family":"Song","sequence":"first","affiliation":[]},{"given":"Juhee","family":"Han","sequence":"additional","affiliation":[]},{"given":"Hyunbean","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Taejin","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Sungju","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"417","article-title":"li-bist: a low-cost self-test scheme for soc logic cores and interconnects","author":"sekar","year":"2002","journal-title":"Proc VLSI Test Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.945309"},{"key":"ref12","first-page":"163","article-title":"enhanced crosstalk fault model and methodology to generate tests for arbitrary inter-core interconnect topology","author":"sirisaengtaksin","year":"2002","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873899"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557153"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776068"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.10"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244061"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852670"},{"key":"ref19","year":"0","journal-title":"Astro User Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.159992"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207790"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826200"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82278"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811444"},{"key":"ref2","year":"2001","journal-title":"IEEE standard test access port and boundary scan architecture"},{"key":"ref1","year":"2005","journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337597"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/4939458\/04939466.pdf?arnumber=4939466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:51Z","timestamp":1633909911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4939466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":19,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2009.2022373","relation":{},"ISSN":["1549-7747"],"issn-type":[{"value":"1549-7747","type":"print"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}