{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:34:52Z","timestamp":1767339292405},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tcsii.2009.2024249","type":"journal-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T14:18:20Z","timestamp":1246457900000},"page":"639-643","source":"Crossref","is-referenced-by-count":7,"title":["Power-Efficient Clock\/Data Distribution Technique for Polyphase Comb Filter in Digital Receivers"],"prefix":"10.1109","volume":"56","author":[{"given":"N.","family":"Younis","sequence":"first","affiliation":[]},{"given":"M.","family":"Ashour","sequence":"additional","affiliation":[]},{"given":"A.","family":"Nassar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1988.197019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.809176"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2007.4481026"},{"key":"ref13","article-title":"FPGA based power efficient channelizer for software defined radio","author":"vootukuru","year":"2005","journal-title":"Proc SDR 5th Tech Conf Product Expo"},{"key":"ref14","first-page":"144","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref15","year":"2007","journal-title":"Spartan-3 FPGA Family Complete Datasheet"},{"key":"ref16","first-page":"544","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e88-d.7.1331"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378753"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.818919"},{"key":"ref5","first-page":"1453","article-title":"A low power decimation filter architecture for high-speed single-bit sigma?delta modulation","volume":"2","author":"gustafsson","year":"2005","journal-title":"Proc ISCAS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.974776"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.839906"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"994","DOI":"10.1109\/TCSI.2007.895528","article-title":"Generalized comb decimation filters for <ref_formula><tex Notation=\"TeX\">$\\Sigma\\Delta$<\/tex><\/ref_formula> A\/D converters: Analysis and design","volume":"54","author":"laddomada","year":"2007","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920136"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1981.1163535"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5204514\/05153336.pdf?arnumber=5153336","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T06:45:16Z","timestamp":1640241916000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5153336\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":16,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2009.2024249","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}