{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:39:21Z","timestamp":1694637561432},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/tcsii.2009.2030536","type":"journal-article","created":{"date-parts":[[2009,10,9]],"date-time":"2009-10-09T17:50:08Z","timestamp":1255110608000},"page":"783-787","source":"Crossref","is-referenced-by-count":1,"title":["A 50-Gb\/s 10-mW Analog Equalizer Using Transformer Feedback Technique in 65-nm CMOS Technology"],"prefix":"10.1109","volume":"56","author":[{"family":"Jian-Hao Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shen-Iuan Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"92","article-title":"a 20 gb\/s adaptive equalizer in 0.13 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> cmos technology","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494002"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818567"},{"key":"ref6","first-page":"54","article-title":"a 40 gb\/s low-power analog equalizer in 0.13 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> cmos technology","author":"lu","year":"2008","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469364"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332804"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875293"},{"key":"ref2","first-page":"202","article-title":"a 10 gb\/s receiver with equalizer and on-chip isi monitor in 0.11 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$ <\/tex> <\/ref_formula> cmos","author":"tomita","year":"2004","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.878109"},{"key":"ref1","first-page":"101","article-title":"a 49-gb\/s, 7-tap transversal filter in 0.18 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> sige bicmos for backplane equalization","author":"hazneci","year":"2004","journal-title":"IEEE Compound Semicond Integr Circuit Symp"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5288657\/05282593.pdf?arnumber=5282593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:29Z","timestamp":1633909949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5282593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":10,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2009.2030536","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,10]]}}}