{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T15:11:56Z","timestamp":1711465916132},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcsii.2009.2034198","type":"journal-article","created":{"date-parts":[[2009,11,20]],"date-time":"2009-11-20T15:38:46Z","timestamp":1258731526000},"page":"21-25","source":"Crossref","is-referenced-by-count":3,"title":["Low Area\/Power Synthesis Using Hybrid Pass Transistor\/CMOS Logic Cells in Standard Cell-Based Design Environment"],"prefix":"10.1109","volume":"57","author":[{"family":"Shen-Fu Hsiao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ming-Yu Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chia-Sheng Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643609"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822121"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"ref5","first-page":"372","article-title":"on the generation of multiplexer circuits for pass transistor logic","author":"scholl","year":"2000","journal-title":"Proc DATE Exhib Conf"},{"key":"ref12","first-page":"2022","article-title":"area-oriented pass-transistor logic synthesis using buffer elimination and layout compaction","author":"hsiao","year":"2008","journal-title":"Proc ISCAS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.49"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.245595"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895509"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5393271\/05332352.pdf?arnumber=5332352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:17Z","timestamp":1633914017000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5332352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2009.2034198","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}