{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:03:07Z","timestamp":1742389387571},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcsii.2009.2036545","type":"journal-article","created":{"date-parts":[[2010,1,12]],"date-time":"2010-01-12T20:33:01Z","timestamp":1263328381000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["The Effects of Flying-Adder Clocks on Digital-to-Analog Converters"],"prefix":"10.1109","volume":"57","author":[{"family":"Ping Gui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zheng Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chen-Wei Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Liming Xiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1067","DOI":"10.1109\/TCSII.2007.906943","article-title":"a flying adder on-chip frequency generator for complex soc environment","volume":"54","author":"xiu","year":"2007","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2008.928421"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/19.6060"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FREQ.2005.1573900"},{"key":"ref11","first-page":"44","author":"papoulis","year":"1962","journal-title":"The Fourier Integrals and Its Applications"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009791"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921905"},{"key":"ref7","author":"song","year":"2003","journal-title":"Analog Circuits and Devices"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.229400"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/19.585421"},{"key":"ref1","first-page":"124","article-title":"the evolution and maturity of fractional-n pll synthesis","volume":"39","author":"goldberg","year":"1996","journal-title":"Microw J"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5393271\/05373839.pdf?arnumber=5373839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:28Z","timestamp":1633914028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5373839\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2009.2036545","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}