{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,26]],"date-time":"2026-10-26T16:50:12Z","timestamp":1793033412118,"version":"4.5.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tcsii.2009.2037259","type":"journal-article","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T20:08:00Z","timestamp":1264018080000},"page":"11-15","source":"Crossref","is-referenced-by-count":14,"title":["A 10-MS\/s-to-100-kS\/s Power-Scalable Fully Differential CBSC 10-Bit Pipelined ADC With Adaptive Biasing"],"prefix":"10.1109","volume":"57","author":[{"family":"Mu-Chen Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Shen-Iuan Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"259","article-title":"a configurable time-interleaved pipeline adc for multi-standard wireless receivers","author":"xia","year":"2004","journal-title":"Proc ESSCIRC"},{"key":"ref3","first-page":"256","article-title":"a 1.2 v 220 ms\/s 10 bit pipeline adc implemented in 0.13 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> digital cmos","author":"hernes","year":"2004","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908770"},{"key":"ref6","first-page":"185","article-title":"a re-configurable 0.5 v to 1.2 v, 10 ms\/s to 100 ms\/s, low-power 10 b 0.13 <ref_formula><tex notation=\"tex\">$\\mu \\hbox{m}$<\/tex><\/ref_formula> cmos pipeline adc","author":"kim","year":"2007","journal-title":"Proc CICC"},{"key":"ref11","first-page":"218","article-title":"a fully-differential zero-crossing-based 1.2 v 10 b 26 ms\/s pipelined adc in 65 nm cmos","author":"shin","year":"2008","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469397"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977360"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923727"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856289"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.972140"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884330"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2006.1657844"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5393271\/05382580.pdf?arnumber=5382580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:04Z","timestamp":1633913164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5382580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2009.2037259","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}