{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:35:30Z","timestamp":1761647730024},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tcsii.2009.2038631","type":"journal-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:35:14Z","timestamp":1267558514000},"page":"120-125","source":"Crossref","is-referenced-by-count":26,"title":["A $\\hbox{Gb\/s}+$ Slew-Rate\/Impedance-Controlled Output Driver With Single-Cycle Compensation Time"],"prefix":"10.1109","volume":"57","author":[{"given":"Young-Ho","family":"Kwak","sequence":"first","affiliation":[]},{"given":"Inhwa","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"486","article-title":"output buffer impedance control and noise reduction using a speed-locked loop","author":"baze","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref11","first-page":"1127","article-title":"emi reduction by optimizing the output voltage rise time and fall time in high-frequency soft-switching converters","volume":"2","author":"monteiro","year":"2004","journal-title":"Proc IEEE Power Electron Spec Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373467"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332740"},{"key":"ref14","first-page":"398","article-title":"a distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref15","year":"0","journal-title":"Hynix 512 Mb (16 Mx32) GDDR3 SDRAM Datasheet"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.328637"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.482208"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.262016"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886249"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813253"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010788"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.938374"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.585299"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810030"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5420300\/05420307.pdf?arnumber=5420307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:57Z","timestamp":1633913157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5420307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2009.2038631","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}