{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:51:54Z","timestamp":1694638314558},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2010,3,1]],"date-time":"2010-03-01T00:00:00Z","timestamp":1267401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/tcsii.2010.2040308","type":"journal-article","created":{"date-parts":[[2010,3,9]],"date-time":"2010-03-09T16:50:24Z","timestamp":1268153424000},"page":"208-212","source":"Crossref","is-referenced-by-count":2,"title":["Dual-Source-Line-Bias Scheme to Improve the Read Margin and Sensing Accuracy of STTRAM in Sub-90-nm Nodes"],"prefix":"10.1109","volume":"57","author":[{"given":"S.","family":"Chatterjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Salahuddin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref10","year":"0","journal-title":"BPTM 65 nm Berkeley Predictive Technology Model"},{"key":"ref6","year":"2008","journal-title":"Word line transistor strength control for read and write in spin transfer torque magnetoresistive random access memory"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391540"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418879"},{"key":"ref8","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672056"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.2039997"},{"key":"ref1","article-title":"stt-ram a new spin on universal memory","author":"driskill-smith","year":"2008","journal-title":"Future Fab International Report"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5437388\/05427114.pdf?arnumber=5427114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:23Z","timestamp":1633913243000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5427114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2040308","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3]]}}}