{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:36:15Z","timestamp":1742402175347},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tcsii.2010.2047320","type":"journal-article","created":{"date-parts":[[2010,5,21]],"date-time":"2010-05-21T20:58:26Z","timestamp":1274475506000},"page":"364-368","source":"Crossref","is-referenced-by-count":11,"title":["Comparative Analysis of NoCs for Two-Dimensional Versus Three-Dimensional SoCs Supporting Multiple Voltage and Frequency Islands"],"prefix":"10.1109","volume":"57","author":[{"given":"Ciprian","family":"Seiculescu","sequence":"first","affiliation":[]},{"given":"Srinivasan","family":"Murali","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","author":"cinotti","year":"2007","journal-title":"Progettazione di Una Unita per la Comunicazione Asincrona per Link di Network on Chip"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796487"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090625"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.509"},{"key":"ref15","first-page":"644","article-title":"voltage island driven floorplanning","author":"ma","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595670"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492733"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1145\/1278480.1278512","article-title":"energy-aware synthesis of networks-on-chip implemented with voltage islands","author":"lap-fai leung","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1145\/1278480.1278509","article-title":"voltage-frequency island partitioning for gals-based networks-on-chip","author":"ogras","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630121"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.902172"},{"key":"ref27","first-page":"1188","article-title":"<ref_formula><tex notation=\"tex\">$\\times$<\/tex><\/ref_formula>pipeslite: a synthesis oriented design library for networks on chips","author":"stergiou","year":"2005","journal-title":"Proc DATE"},{"key":"ref3","first-page":"98","article-title":"interconnect and thermal-aware floorplanning for 3d microprocessors","author":"hung","year":"2006","journal-title":"Proc ISQED"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref29","first-page":"1414","article-title":"developing mesochronous synchronizers to enable 3d nocs","author":"loi","year":"2008","journal-title":"Proc DATE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref7","author":"de micheli","year":"2006","journal-title":"Networks on Chips Technology and Tools"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560070"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554447"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.4108\/ICST.NANONET2007.2033"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5466561\/05462918.pdf?arnumber=5462918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:00Z","timestamp":1633913040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5462918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":30,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2047320","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}