{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:13:50Z","timestamp":1694639630291},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2010,5,1]],"date-time":"2010-05-01T00:00:00Z","timestamp":1272672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/tcsii.2010.2048057","type":"journal-article","created":{"date-parts":[[2010,5,27]],"date-time":"2010-05-27T14:38:48Z","timestamp":1274971128000},"page":"317-318","source":"Crossref","is-referenced-by-count":0,"title":["Guest Editorial for Special Issue on High-Performance Multichip Interconnections"],"prefix":"10.1109","volume":"57","author":[{"given":"Vladimir M.","family":"Stojanovic","sequence":"first","affiliation":[]},{"given":"Chih-Kong Ken","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Ron","family":"Ho","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"lee","year":"0","journal-title":"Multi-Slot Main Memory System for Post DDR3"},{"key":"ref3","author":"nassar","year":"2006","journal-title":"Multichannel clock and data recovery A synchronous approach"},{"key":"ref10","author":"seiculescu","year":"0","journal-title":"Comparative Analysis of NoCs for 2D vs 3D SoCs Supporting Multiple Voltage and Frequency Islands"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047319"},{"key":"ref5","author":"aryanfar","year":"0","journal-title":"A Low Cost Resonance Mitigation Technique for Multi-Drop Memory Interfaces"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2047314"},{"key":"ref7","author":"han","year":"0","journal-title":"A 20-Gb\/s Transformer-Based Current-Mode Optical Receiver in 0 13-?S"},{"key":"ref2","author":"cheng","year":"0","journal-title":"A 5 Gb\/s Inductorless CMOS Adaptive Equalizer for PCI Express Generation II Applications"},{"key":"ref9","author":"narasimha","year":"0","journal-title":"Design of Energy-Efficient High-Speed Links via Forward Error-Correction (FEC)"},{"key":"ref1","author":"kao","year":"0","journal-title":"A 20 Gbps Transmitter With Adaptive Pre-Emphasis in 65 nm CMOS Technology"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5466561\/05466572.pdf?arnumber=5466572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:06Z","timestamp":1633913046000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5466572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":10,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2048057","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5]]}}}