{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:52:29Z","timestamp":1766065949840},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/tcsii.2010.2048358","type":"journal-article","created":{"date-parts":[[2010,5,28]],"date-time":"2010-05-28T14:40:34Z","timestamp":1275057634000},"page":"430-434","source":"Crossref","is-referenced-by-count":41,"title":["A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm"],"prefix":"10.1109","volume":"57","author":[{"family":"Chia-Tsun Wu","sequence":"first","affiliation":[]},{"family":"Wen-Chung Shen","sequence":"additional","affiliation":[]},{"family":"Wei Wang","sequence":"additional","affiliation":[]},{"family":"An-Yeu Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874273"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822896"},{"key":"ref13","first-page":"21","article-title":"a 1.7 mw all digital phase-locked loop with new gain generator and low power dco","author":"chao","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.846307"},{"key":"ref3","first-page":"5449","article-title":"a scalable dco design for portable adpll designs","volume":"6","author":"wu","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030410"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/82.933795"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2011577"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819130"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.568836"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2005.251741"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5484963\/05471177.pdf?arnumber=5471177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:44Z","timestamp":1633913024000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5471177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":13,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2048358","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}