{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T21:09:04Z","timestamp":1694639344807},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T00:00:00Z","timestamp":1277942400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/tcsii.2010.2049923","type":"journal-article","created":{"date-parts":[[2010,7,22]],"date-time":"2010-07-22T16:06:28Z","timestamp":1279814788000},"page":"561-565","source":"Crossref","is-referenced-by-count":4,"title":["A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains"],"prefix":"10.1109","volume":"57","author":[{"given":"Hyunbean","family":"Yi","sequence":"first","affiliation":[]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[]},{"given":"Sangwook","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Sungju","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"On design of hold scan cell for hybrid operation of a circuit","author":"yi","year":"2008","journal-title":"Proc IEEE Eur Test Symp"},{"key":"ref11","year":"2005","journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits"},{"key":"ref12","author":"gaisler","year":"2007","journal-title":"GRLIB IP Library User's Manual"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.997859"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.46"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.15"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041867"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894201"},{"key":"ref8","first-page":"62","article-title":"full hold-scan systems in microprocessors: cost\/benefit analysis","volume":"18","author":"kuppuswamy","year":"2004","journal-title":"Intel Technol J"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FTCSH.1995.532648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.66"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.2006.283749"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5510051\/05510052.pdf?arnumber=5510052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:17Z","timestamp":1633913057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5510052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":13,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2049923","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,7]]}}}