{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:02:21Z","timestamp":1755993741461,"version":"3.44.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,8,1]],"date-time":"2010-08-01T00:00:00Z","timestamp":1280620800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/tcsii.2010.2050950","type":"journal-article","created":{"date-parts":[[2010,8,4]],"date-time":"2010-08-04T20:40:35Z","timestamp":1280954435000},"page":"647-651","source":"Crossref","is-referenced-by-count":16,"title":["Low-Computation-Cycle, Power-Efficient, and Reconfigurable Design of Recursive DFT for Portable Digital Radio Mondiale Receiver"],"prefix":"10.1109","volume":"57","author":[{"given":"Shin-Chi","family":"Lai","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan , Taiwan"}]},{"given":"Wen-Ho","family":"Juang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}]},{"given":"Chia-Lin","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan"}]},{"given":"Chen-Chieh","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan , Taiwan"}]},{"given":"Ching-Hsing","family":"Luo","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan , Taiwan"}]},{"given":"Sheau-Fang","family":"Lei","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Cheng Kung University, Tainan , Taiwan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1981.1163645"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.2307\/2310304"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0165-1684(01)00156-6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2004.1413071"},{"key":"ref14","first-page":"357","article-title":"high-speed area-efficient recursive dft\/idft architectures","volume":"3","author":"van","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref15","first-page":"579","article-title":"low computation cycle and high speed recursive dft\/idft: vlsi algorithm and architecture","author":"van","year":"2005","journal-title":"Proc IEEE Workshop SIPS"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1644","DOI":"10.1093\/ietfec\/e90-a.8.1644","article-title":"vlsi architecture for the low-computation cycle and power-efficient recursive dft\/idft design","volume":"e90 a","author":"van","year":"2007","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2007.4292684"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2035267"},{"key":"ref19","first-page":"9","article-title":"efficient recursive discrete fourier transform design with low round-off error","volume":"13","author":"fan","year":"2006","journal-title":"Int J Elect Eng"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e89-b.4.1425"},{"key":"ref3","first-page":"299","article-title":"partitioning of a drm receiver","author":"wolkotte","year":"2004","journal-title":"Proc 9th Int OFDM-Workshop"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835815"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"2123","DOI":"10.1109\/TCSI.2008.2011582","article-title":"analog dft processors for ofdm receivers: circuit mismatch and system performance analysis","volume":"56","author":"sadeghi","year":"2008","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888664"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.4814434"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4711206"},{"journal-title":"Digital Radio Mondiale System Specification","year":"2009","key":"ref1"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5550279\/05535136.pdf?arnumber=5535136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:08:14Z","timestamp":1755911294000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5535136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":19,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2050950","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2010,8]]}}}