{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T22:48:12Z","timestamp":1648680492433},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/tcsii.2010.2056013","type":"journal-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T14:47:13Z","timestamp":1282661233000},"page":"666-670","source":"Crossref","is-referenced-by-count":5,"title":["A Phase-Locked Loop With Background Leakage Current Compensation"],"prefix":"10.1109","volume":"57","author":[{"given":"Jung-Yu","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"134","article-title":"A 1–4 Gbps quad transceiver cell using PLL with gate current leakage compensator in 90 nm CMOS","author":"frans","year":"2004","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e89-c.3.295"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2020948"},{"key":"ref5","first-page":"400","article-title":"a leakage-suppression technique for phase-locked systems in 65 nm cmos technology","author":"hung","year":"2009","journal-title":"Proc ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2009.0097"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.923737"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.701238"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.818917"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5571850\/05551183.pdf?arnumber=5551183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:46:17Z","timestamp":1633913177000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5551183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":9,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2056013","relation":{},"ISSN":["1549-7747"],"issn-type":[{"value":"1549-7747","type":"print"}],"subject":[],"published":{"date-parts":[[2010,9]]}}}