{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:48:20Z","timestamp":1761662900176},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2010,10,1]],"date-time":"2010-10-01T00:00:00Z","timestamp":1285891200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/tcsii.2010.2067791","type":"journal-article","created":{"date-parts":[[2010,9,20]],"date-time":"2010-09-20T18:54:25Z","timestamp":1285008865000},"page":"828-832","source":"Crossref","is-referenced-by-count":13,"title":["Computational Complexity Analysis of Determinant Decision Diagram"],"prefix":"10.1109","volume":"57","author":[{"given":"Guoyong","family":"Shi","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.838990"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828135"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.804055"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-010-9455-y"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882356"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.822616"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1145\/157485.164890","article-title":"zero-suppressed bdds for set manipulation in combinatorial problems","author":"minato","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/ISVLSI.2005.33","article-title":"fast analog circuit synthesis using multi-parameter sensitivity analysis based on element-coefficient diagrams","author":"yang","year":"2005","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5605318\/05575405.pdf?arnumber=5575405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:14Z","timestamp":1633913054000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5575405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":9,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2067791","relation":{},"ISSN":["1549-7747"],"issn-type":[{"value":"1549-7747","type":"print"}],"subject":[],"published":{"date-parts":[[2010,10]]}}}