{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:08:12Z","timestamp":1774966092544,"version":"3.50.1"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/tcsii.2010.2082850","type":"journal-article","created":{"date-parts":[[2010,11,10]],"date-time":"2010-11-10T21:14:11Z","timestamp":1289423651000},"page":"853-857","source":"Crossref","is-referenced-by-count":14,"title":["A Virtual-ADC Digital Background Calibration Technique for Multistage A\/D Conversion"],"prefix":"10.1109","volume":"57","author":[{"given":"Bei","family":"Peng","sequence":"first","affiliation":[]},{"given":"Hao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Seung-Chul","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Pingfen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yun","family":"Chiu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"background calibration techniques for multistage pipelined adcs with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.643645"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TCSII.2006.870210","article-title":"a fully digital fast convergence algorithm for nonlinearity correction in multistage adc","volume":"53","author":"massolini","year":"2006","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref7","first-page":"218","article-title":"a 15 b-linear, 20 ms\/s, 1.5 b\/stage pipelined adc digitally calibrated with signal-dependent dithering","author":"shu","year":"2006","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672081"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5638302\/05618553.pdf?arnumber=5618553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:41Z","timestamp":1633913261000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5618553\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":9,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2082850","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}