{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T12:31:16Z","timestamp":1774528276250,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2010,11,1]],"date-time":"2010-11-01T00:00:00Z","timestamp":1288569600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/tcsii.2010.2082930","type":"journal-article","created":{"date-parts":[[2010,11,9]],"date-time":"2010-11-09T19:11:26Z","timestamp":1289329886000},"page":"874-877","source":"Crossref","is-referenced-by-count":29,"title":["Symbolic Nodal Analysis of Circuits Using Pathological Elements"],"prefix":"10.1109","volume":"57","author":[{"given":"Hung-Yu","family":"Wang","sequence":"first","affiliation":[]},{"given":"Wen-Chung","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Nan-Hui","family":"Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:19660036"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1080\/002072199133337"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"787","DOI":"10.1002\/cta.596","article-title":"the voltage mirror-current mirror pair as a universal element","volume":"38","author":"soliman","year":"2010","journal-title":"Int J Circuit Theory Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/cta.432"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1002\/cta.534","article-title":"a new approach for using the pathological mirror elements in the ideal representation of active devices","volume":"38","author":"saad","year":"2010","journal-title":"Int J Circuit Theory Appl"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-1617-y"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-010-9455-y"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016027909401"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"649","DOI":"10.1002\/cta.582","article-title":"symbolic analysis of (mo)(i)cci(ii)(iii)-based analog circuits","volume":"38","author":"tlelo-cuautle","year":"2010","journal-title":"Int J Circuit Theory Appl"},{"key":"ref19","author":"bruton","year":"1980","journal-title":"RC Active Circuits Theory and Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.885124"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490140301"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1023\/A:1020337229998","article-title":"bibliography on nullors and their applications in circuit analysis, synthesis and design","volume":"33","author":"kumar","year":"2002","journal-title":"Anal Integr Circuits Signal Process"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"949","DOI":"10.1049\/el:19970637","article-title":"using nullors for realisation of inverse transfer functions and characteristics","volume":"33","author":"leuciuc","year":"1997","journal-title":"Electronics Letters"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.265355"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:19810530"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916699"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920891"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.882815"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1080\/0020721031000120461"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2007.03.006"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/cta.604"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410758"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TE.1984.4321652"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5638302\/05613161.pdf?arnumber=5613161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T18:25:18Z","timestamp":1740680718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5613161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":24,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2082930","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11]]}}}