{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:10Z","timestamp":1759146490769},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2010,12,1]],"date-time":"2010-12-01T00:00:00Z","timestamp":1291161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/tcsii.2010.2083130","type":"journal-article","created":{"date-parts":[[2010,12,14]],"date-time":"2010-12-14T18:24:06Z","timestamp":1292351046000},"page":"980-985","source":"Crossref","is-referenced-by-count":10,"title":["A 0.45-V 300-MHz 10T Flowthrough SRAM With Expanded write\/ read Stability and Speed-Area-Wise Array for Sub-0.5-V Chips"],"prefix":"10.1109","volume":"57","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Yung-Chi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chien-Fu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref15","first-page":"330","article-title":"a high-density subthreshold sram with data-independent bitline leakage and virtual ground replica scheme","author":"kim","year":"2007","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"2592","article-title":"a 256 kb sub-threshold sram in 65 nm cmos","author":"calhoun","year":"2006","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"ref18","first-page":"659","article-title":"a 0.56 v 128 kb 10t sram using column line assist (cla) scheme","author":"okumura","year":"2009","journal-title":"Proc ISQED"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"numerical estimation of yield in sub-100-nm sram","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016633"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705289"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852159"},{"key":"ref9","first-page":"458","article-title":"a process-variation-tolerant dual-power-supply sram with 0.179 <ref_formula><tex notation=\"tex\">$\\mu\\hbox{m}^{2}$ <\/tex><\/ref_formula> cell in 40 nm cmos using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"14","article-title":"adaptive circuits for the 0.5-v nanoscale cmos era","author":"itoh","year":"2009","journal-title":"Proc ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"156","article-title":"A differential data aware power-supplied (<ref_formula><tex Notation=\"TeX\">$\\hbox{D}^{2}$<\/tex><\/ref_formula>AP) 8T SRAM cell with expanded write\/read stabilities for lower VDDmin applications","author":"chang","year":"2009","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917568"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010101"},{"key":"ref23","first-page":"266","article-title":"A 0.29 V embedded nand-ROM in 90 nm CMOS for ultra-low-voltage applications","author":"chang","year":"2010","journal-title":"Proc ISSCC Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5667084\/05661811.pdf?arnumber=5661811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:47:48Z","timestamp":1633913268000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5661811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":24,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2010.2083130","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12]]}}}