{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:38:59Z","timestamp":1761561539316},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/tcsii.2011.2149130","type":"journal-article","created":{"date-parts":[[2011,5,25]],"date-time":"2011-05-25T15:59:36Z","timestamp":1306339176000},"page":"274-278","source":"Crossref","is-referenced-by-count":11,"title":["A 10-bit 100-MS\/s Dual-Channel Pipelined ADC Using Dynamic Memory Effect Cancellation Technique"],"prefix":"10.1109","volume":"58","author":[{"given":"Chang-Seob","family":"Shin","sequence":"first","affiliation":[]},{"given":"Gil-Cho","family":"Ahn","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922718"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.2199"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373491"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/4.494191","article-title":"A power optimized 13-b 5 M Sample\/s pipelined analog-to-digital converter in 1.2 <ref_formula><tex Notation=\"TeX\"> $\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS","volume":"31","author":"cline","year":"1996","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873888"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.557628"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.862070"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/TCSII.2010.2041815","article-title":"Bias-and-input interchanging technique for cyclic\/pipelined ADCs with opamp sharing","volume":"57","author":"kuo","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858760"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891718"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039534"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807400"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819166"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5784208\/05772922.pdf?arnumber=5772922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:53:32Z","timestamp":1642006412000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5772922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2149130","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,5]]}}}