{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T08:40:03Z","timestamp":1712565603099},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T00:00:00Z","timestamp":1306886400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/tcsii.2011.2149650","type":"journal-article","created":{"date-parts":[[2011,6,29]],"date-time":"2011-06-29T15:16:54Z","timestamp":1309360614000},"page":"331-335","source":"Crossref","is-referenced-by-count":5,"title":["Output-Jitter Performance of Second-Order Digital Bang-Bang Phase-Locked Loops With Nonaccumulative Reference Clock Jitter"],"prefix":"10.1109","volume":"58","author":[{"given":"Stefan","family":"Tertinek","sequence":"first","affiliation":[]},{"given":"Orla","family":"Feely","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.844236"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1093\/oso\/9780198572237.001.0001","author":"grimmett","year":"2001","journal-title":"Probability and Random Processes"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.924371"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118282"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2043016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905536"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.925948"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804337"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.890309"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847325"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977324"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.173109"},{"key":"ref1","first-page":"34","author":"walker","year":"2003","journal-title":"Phase-Locking in High-Performance SystemsFrom Devices to Architectures"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2064050"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2083110"},{"key":"ref22","author":"wunsch","year":"2005","journal-title":"Complex Variables with Applications"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.807265"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5934470\/05930354.pdf?arnumber=5930354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T08:19:49Z","timestamp":1712564389000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5930354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2149650","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,6]]}}}