{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:39:16Z","timestamp":1761561556506},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tcsii.2011.2158265","type":"journal-article","created":{"date-parts":[[2011,7,20]],"date-time":"2011-07-20T20:23:01Z","timestamp":1311193381000},"page":"432-436","source":"Crossref","is-referenced-by-count":29,"title":["A Reconfigurable Multi-Transform VLSI Architecture Supporting Video Codec Design"],"prefix":"10.1109","volume":"58","author":[{"given":"Kanwen","family":"Wang","sequence":"first","affiliation":[]},{"given":"Jialin","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jiarong","family":"Tong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.825542"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.893549"},{"key":"ref10","first-page":"800","article-title":"Parallel 4 <ref_formula><tex Notation=\"TeX\">$\\times$<\/tex><\/ref_formula> 4 2D transform and inverse transform architecture for MPEG-4 AVC\/H.264","author":"wang","year":"2003","journal-title":"Proc IEEE ISCAS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el:20083168"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2007.4285050"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCSII.2010.2048477","article-title":"A low-cost very large scale integration architecture for multistandard inverse transform","volume":"57","author":"qi","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008058"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"788","DOI":"10.1109\/TCSII.2009.2030366","article-title":"Fast algorithm and low-cost hardware-sharing design of multiple integer transforms for VC-1","volume":"56","author":"fan","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/30.754418","article-title":"An area efficient DCT architecture for MPEG-2 video encoder","volume":"45","author":"kim","year":"1999","journal-title":"IEEE Trans Consum Electron"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1977.1093941"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5956085\/05951748.pdf?arnumber=5951748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:57Z","timestamp":1642006377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5951748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":11,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2158265","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}