{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:25:08Z","timestamp":1705019108268},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T00:00:00Z","timestamp":1312156800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1109\/tcsii.2011.2158731","type":"journal-article","created":{"date-parts":[[2011,7,26]],"date-time":"2011-07-26T18:44:39Z","timestamp":1311705879000},"page":"477-481","source":"Crossref","is-referenced-by-count":9,"title":["A 100 MHz-to-1 GHz Fast-Lock Synchronous Clock Generator With DCC for Mobile Applications"],"prefix":"10.1109","volume":"58","author":[{"given":"Mi-Jo","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lee-Sup","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.58"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:20080622"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1461","DOI":"10.1109\/TVLSI.2008.2004591","article-title":"A low-jitter open-loop all-digital clock generator with two-cycle lock-time","volume":"17","author":"kim","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049387"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021447"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835816"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.551926"},{"key":"ref5","first-page":"1","article-title":"A 100 MHz-to-1 GHz open-loop ADDLL with fast lock-time for mobile applications","author":"kim","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref8","first-page":"925","article-title":"An all-digital 50% duty-cycle corrector","author":"wang","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.871319"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542310"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258158"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/5983317\/05959960.pdf?arnumber=5959960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:52:37Z","timestamp":1642006357000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5959960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2158731","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,8]]}}}