{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,23]],"date-time":"2024-06-23T09:51:01Z","timestamp":1719136261756},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tcsii.2011.2161704","type":"journal-article","created":{"date-parts":[[2011,9,16]],"date-time":"2011-09-16T02:42:51Z","timestamp":1316140971000},"page":"682-686","source":"Crossref","is-referenced-by-count":13,"title":["A MPCN-Based Parallel Architecture in BCH Decoders for nand Flash Memory Devices"],"prefix":"10.1109","volume":"58","author":[{"given":"Yi-Min","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Heng","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Hsiang","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsie-Chia","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yi","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"ref3","author":"baugh","year":"1983","journal-title":"Theory and Practice of Error Control Codes"},{"key":"ref10","author":"lin","year":"2004","journal-title":"Error Control Coding Fundamentals and Applications"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826203"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2024154"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2002.1031604"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/TCSII.2007.914898","article-title":"Strength-reduced parallel Chien search architecture for strong BCH codes","volume":"55","author":"cho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref2","first-page":"442","article-title":"A 159 <ref_formula><tex Notation=\"TeX\">$\\hbox{mm}^{2}$<\/tex><\/ref_formula> 32 nm 32 Gb MLC nand-Flash memory with 200 MB\/s asynchronous DDR interface","author":"kim","year":"2010","journal-title":"Proc IEEE ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803931"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6045691\/06015539.pdf?arnumber=6015539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:09Z","timestamp":1633909689000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6015539\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":10,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2161704","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}