{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T16:03:20Z","timestamp":1709395400496},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tcsii.2011.2164156","type":"journal-article","created":{"date-parts":[[2011,9,22]],"date-time":"2011-09-22T18:30:16Z","timestamp":1316716216000},"page":"617-621","source":"Crossref","is-referenced-by-count":8,"title":["A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS"],"prefix":"10.1109","volume":"58","author":[{"given":"Bo-Yu","family":"Lin","sequence":"first","affiliation":[]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"276","article-title":"A 43.7 mW 96 GHz PLL in 65 nm CMOS","author":"tsai","year":"2009","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922719"},{"key":"ref10","first-page":"282","article-title":"A 128.24-to-137.00 GHz injection-locked frequency divider in 65 nm CMOS","author":"lin","year":"2009","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"278","article-title":"An array of 4 complementary LC-VCOs with 51.4% W-band coverage in 32 nm SOI CMOS","author":"kim","year":"2009","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/22.668648"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2010.5477284"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001878"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2006.882385"},{"key":"ref2","first-page":"196","article-title":"A 58-to-60.4 GHz frequency synthesizer in 90 nm CMOS","author":"lee","year":"2007","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1649","DOI":"10.1109\/JSSC.2007.900289","article-title":"A 50-GHz phase-locked loop in 0.13-<ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS","volume":"42","author":"cao","year":"2007","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6045691\/06020764.pdf?arnumber=6020764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:17Z","timestamp":1633909697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6020764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":12,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2164156","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}