{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T07:54:29Z","timestamp":1769068469526,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tcsii.2011.2168020","type":"journal-article","created":{"date-parts":[[2011,11,22]],"date-time":"2011-11-22T21:38:13Z","timestamp":1321997893000},"page":"837-841","source":"Crossref","is-referenced-by-count":33,"title":["A 1.5-GS\/s Flash ADC With 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm Digital CMOS"],"prefix":"10.1109","volume":"58","author":[{"given":"Jorge","family":"Pernillo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael P.","family":"Flynn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"337","article-title":"A 57 dB SFDR digitally calibrated 500 MS\/s folding ADC in 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$ <\/tex><\/ref_formula> digital CMOS","author":"bogue","year":"2007","journal-title":"Proc IEEE CICC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.811435"},{"key":"ref10","first-page":"1","article-title":"An 8-bit 1.5 GS\/s flash ADC using post-manufacturing statistical selection","author":"proesel","year":"2010","journal-title":"Proc IEEE CICC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708805"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref12","first-page":"554","article-title":"A 6b 0.2-to-0.9 V highly digital flash ADC with comparator redundancy","author":"daly","year":"2008","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.608492"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.987096"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.801191"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6095274\/06086596.pdf?arnumber=6086596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:29Z","timestamp":1633909649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6086596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":12,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2168020","relation":{},"ISSN":["1549-7747"],"issn-type":[{"value":"1549-7747","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}