{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T18:59:30Z","timestamp":1761418770922},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tcsii.2011.2172520","type":"journal-article","created":{"date-parts":[[2011,11,18]],"date-time":"2011-11-18T17:50:35Z","timestamp":1321638635000},"page":"897-901","source":"Crossref","is-referenced-by-count":3,"title":["Decision Feedback Equalizers Using the Back-Gate Feedback Technique"],"prefix":"10.1109","volume":"58","author":[{"given":"Chang-Lin","family":"Hsieh","sequence":"first","affiliation":[]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"50","article-title":"A 21 Gb\/s 87 mW transceiver with DFE\/FFE\/linear equalizer in 65 nm CMOS technology","author":"wang","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","first-page":"368","article-title":"A 78 mW 11.1 Gb\/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65 nm CMOS","author":"bulzacchelli","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","first-page":"218","article-title":"A 40 Gb\/s decision feedback equalizer using back-gate feedback technique","author":"hsieh","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","first-page":"216","article-title":"A 19 Gb\/s 38 mW 1-tap speculative DFE receiver in 90 nm CMOS","author":"turker","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","first-page":"162","article-title":"A 16 Gb\/s 1st-Tap FFE and 3-Tap DFE in 90 nm CMOS","author":"sugita","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"164","article-title":"A 12 Gb\/s 39 dB loss-recovery unclocked DFE receiver with bi-dimensional equalization","author":"pozzoni","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref9","author":"razavi","year":"1995","journal-title":"Principles of Data Conversion System Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6095274\/06084827.pdf?arnumber=6084827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:10Z","timestamp":1633909930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6084827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":9,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2011.2172520","relation":{},"ISSN":["1549-7747"],"issn-type":[{"value":"1549-7747","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}