{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T15:08:51Z","timestamp":1761059331538},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2012,7]]},"DOI":"10.1109\/tcsii.2012.2198980","type":"journal-article","created":{"date-parts":[[2012,5,31]],"date-time":"2012-05-31T14:40:45Z","timestamp":1338475245000},"page":"424-428","source":"Crossref","is-referenced-by-count":1,"title":["An All-Digital Large-$N$ Audio Frequency Synthesizer for HDMI Applications"],"prefix":"10.1109","volume":"59","author":[{"given":"Ching-Che","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duo","family":"Sheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Lin","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Da","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang-Di","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang-Nien","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160789"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/TCSII.2009.2020948","article-title":"A leakage-compensated PLL in 65-nm CMOS technology","volume":"56","author":"hung","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903782"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056011"},{"key":"ref11","first-page":"9","article-title":"A 1.6-880 MHz synthesizable ADPLL in 0.13 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS","author":"chang","year":"2008","journal-title":"Proc Int Symp VLSI-DAT"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039530"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2110370"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874273"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5235939"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807405"},{"key":"ref1","year":"2006","journal-title":"HDMI specification version 1 3"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6238406\/06209399.pdf?arnumber=6209399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,11,13]],"date-time":"2017-11-13T21:57:00Z","timestamp":1510610220000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6209399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2012.2198980","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,7]]}}}