{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T23:56:09Z","timestamp":1705967769811},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcsii.2012.2206933","type":"journal-article","created":{"date-parts":[[2012,7,23]],"date-time":"2012-07-23T18:03:41Z","timestamp":1343066621000},"page":"587-591","source":"Crossref","is-referenced-by-count":7,"title":["Adaptive Clock Generation Technique for Variation-Aware Subthreshold Logics"],"prefix":"10.1109","volume":"59","author":[{"given":"Woojin","family":"Rim","sequence":"first","affiliation":[]},{"given":"Woong","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2008.06.014"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.664253"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1201\/9781420036503"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2007.4351878"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163893"},{"key":"ref15","first-page":"112","article-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","author":"tschanz","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1278","DOI":"10.1109\/PROC.1974.9606","article-title":"design of a divide-by-n asynchronous odd-number counter with 50\/50 duty cycle","volume":"62","author":"chen","year":"1974","journal-title":"Proceedings of the IEEE"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1049\/el:19990462","article-title":"programmable divide-by-n counter with 50% duty-cycle output","volume":"35","author":"yao","year":"1999","journal-title":"Electronics Letters"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035060"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.876463"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022531"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035449"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195479"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112595"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036764"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6299017\/06247477.pdf?arnumber=6247477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:15Z","timestamp":1633909875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6247477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":17,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2012.2206933","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}